发明名称 |
SYSTEM AND METHOD FOR SEMAPHORE AND ATOMIC OPERATION MANAGEMENT IN A MULTIPROCESSOR |
摘要 |
A method and apparatus including a plurality of data processing units. A plurality of memory banks having a shared address space are coupled to the processors by a crossbar coupling to enable reading and writing data between the processors to enable cache coherency messages to be transmitted from the memory to the processors. A plurality of semaphore registers are implemented with the shared address space of the memory banks wherein the semaphore registers are accessible by the processors throught eh crossbar coupling.
|
申请公布号 |
WO0215021(A1) |
申请公布日期 |
2002.02.21 |
申请号 |
WO2001US08597 |
申请日期 |
2001.03.16 |
申请人 |
SRC COMPUTERS, INC. |
发明人 |
PARKS, DAVID |
分类号 |
G06F12/08;G06F9/46;G06F9/52;G06F13/36;G06F15/16;G06F15/173;G06F15/177;(IPC1-7):G06F13/00 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|