| 摘要 |
A flat panel display is provided in which column driver integrated circuits correspond in groups to a plurality of timing controllers, to thereby achieve improvements shortening the data transmission path while eliminating signal delay problems caused by a large-sized screen of the display panel.
|
