发明名称 Memory device
摘要 A memory device comprising an n-channel transistor and p-channel transistor, both transistors having a source, a drain and a gate, the source and drains of the transistors being connected in series and the gates of the transistors being connected together, with each transistor having a ferroelectric material separating the gate from the source and drain thereof. Preferably a single ferroelectric material acts as the ferroelectric material for both transistors and a single gate acts as the gate for both transistors. Beneficially the device comprises a single substrate having an n-type source, an n-type drain, a p-type source and a p-type drain formed in a surface thereof and a single area of the substrate which separates all of these regions from each other has intrinsic doping only. The invention also relates to a method of manufacturing such memory devices.
申请公布号 US2002004875(A1) 申请公布日期 2002.01.10
申请号 US20010866780 申请日期 2001.05.30
申请人 SEIKO EPSON CORPORATION 发明人 CHU DAPING
分类号 G11C11/22;H01L21/8246;H01L27/105;H01L29/78;(IPC1-7):G11C5/00 主分类号 G11C11/22
代理机构 代理人
主权项
地址