发明名称 Error correction coding and decoding method, and circuit using said method
摘要 In the coding and decoding of Reed-Solomon codes formed of symbols larger than information symbols, redundant circuitry is eliminated, error detection and correction are preformed using a simple construction, and the reliability of error detection and correction is improved by processing only data of the same size as the information symbols. Two bits of dummy data which are surplus bits in 10 bits of one symbol of information are supplied from a dummy data input circuit to 8 bit input data. At the same time, syndrome data is generated form the surplus parts of check symbols by a syndrome data correction circuit. A part of the 10 bit data is selected by a selector, and supplied to a Galois field summation circuit. The output of the Galois field summation circuit is output to a register, and the output of this register is either selected without modification or via a Galois field coefficient multiplying circuit by a selector, and supplied to the Galois field summation circuit. The output of the register is output as syndrome data by a syndrome output terminal.
申请公布号 US6336203(B1) 申请公布日期 2002.01.01
申请号 US19980048563 申请日期 1998.03.26
申请人 MITSUBISHI DENKI KABUSHIKI KAISHA 发明人 YOSHIDA HIDEO
分类号 H03M13/00;H03M13/15;H03M13/47;(IPC1-7):H03M13/00 主分类号 H03M13/00
代理机构 代理人
主权项
地址