A multiprocessor system

摘要

The system has a status memory for each processor (P) to store a current status indicating whether a memory region is non-shared in correspondence to memory regions stored in a cache memory. A cache-coherent minimizing logic generates a direct memory access request for the next level of cache memory and a shared memory unit in response to a memory access request by a processor to a memory region causing a cache-miss.