Method for forming a frontside contact to the silicon substrate of a SOI wafer in the presence of planarized contact dielectrics

摘要

A method for forming a frontside substrate contact on a Silicon-On-Insulator wafer in the presence of planarized contact dielectric is described. The method offers the improvement of reducing the etch selectivity requirements while allowing simultaneous etching and metallization of gate, source, drain and substrate contacts.