发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD FOR DESIGNING THE SAME
摘要 PROBLEM TO BE SOLVED: To provide a layout designing method by which the intervals among transistors can be decided relatively easily and, at the same time, can make the temperature distribution in a chip relatively uniform in a high-output power transistor, which is constituted by connecting a plurality of transistors in parallel with each other and operated as one transistor. SOLUTION: In the semiconductor integrated circuit provided with an output circuit composed of a plurality of transistors (Q1-Qn) arranged on one semiconductor chip in a matrix-form, a plurality of blocks is designed in such a way that the transistors on the same line are divided into groups of a prescribed number of transistors each and, in each block, the transistors are arranged at a regular interval (L1). In addition, the interval (L2) between the blocks is made larger than that between the transistors in each block.
申请公布号 JP2001237319(A) 申请公布日期 2001.08.31
申请号 JP20000047113 申请日期 2000.02.24
申请人 HITACHI LTD;HITACHI ULSI SYSTEMS CO LTD 发明人 UMEMOTO YASUNARI;OSONE YASUO;NAKAZATO NORIO;KUSANO CHUSHIRO;ONO HIDEYUKI;FUJITA TAKAHIRO;YAMASHITA KIICHI
分类号 H01L21/82;G06F17/50;(IPC1-7):H01L21/82 主分类号 H01L21/82
代理机构 代理人
主权项
地址