发明名称 |
Semiconductor memory device capable of implementing redundancy-based repair efficiently in relation to layout and operating speed and semiconductor integrated circuit device having such semiconductor memory device |
摘要 |
A memory cell array is divided into a plurality of banks. Each bank includes a redundant row circuit and a redundant column circuit for repairing any defective column. Data lines are separately provided to a normal memory cell array, the redundant row circuit, and the redundant column circuit. Redundancy-based column repair is performed by selectively changing connection between each data input/output line and a global data bus. Prior to the timing at which a clock signal is activated, access signals such as a command signal and an address signal are transmitted to a command decode circuit, a predecode circuit and a redundancy control circuit to perform a predecoding operation and redundancy judgement.
|
申请公布号 |
US6272056(B1) |
申请公布日期 |
2001.08.07 |
申请号 |
US19990401502 |
申请日期 |
1999.09.22 |
申请人 |
MITSUBISHI DENKI KABUSHIKI KAISHA |
发明人 |
OOISHI TSUKASA |
分类号 |
G11C11/401;G11C7/00;G11C29/00;G11C29/04;G11C29/12;(IPC1-7):G11C7/00 |
主分类号 |
G11C11/401 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|