发明名称 RECEIVER AND DEMODULATION METHOD
摘要 PROBLEM TO BE SOLVED: To obtain a receiver that can realize reduction in its circuit scale and an arithmetic quantity and highly accurate demodulation with a low bit error rate. SOLUTION: The receiver, that adopts an OFDM system for a transmission system, is provided with an FFT circuit 2 that converts a time sequence signal into a frequency sequence signal, a pilot demodulation circuit 3 that extracts a pilot signal from the frequency sequence signal, uses the pilot signal to correct (pilot demodulation) of the phase and the amplitude of a received signal in each subcarrier, then uses the signal after the correction to demodulate the received signal, and uses the pilot signal to calculate the received power of each subcarrier, and a weighting computing element 4 that applies weighing to the demodulated signal on the basis of the arithmetic result of the received power, and adopts a configuration where a weighted demodulation signal is converted into a prescribed data frame and a prescribed error correction processing is executed for the data frame.
申请公布号 JP2001136144(A) 申请公布日期 2001.05.18
申请号 JP19990315517 申请日期 1999.11.05
申请人 MITSUBISHI ELECTRIC CORP 发明人 SOGABE YASUSHI
分类号 H04N5/455;H04J11/00;H04L1/00;(IPC1-7):H04J11/00 主分类号 H04N5/455
代理机构 代理人
主权项
地址
您可能感兴趣的专利