发明名称 Dynamically typed register architecture
摘要 Dynamically typed registers in a processor are provided by associating a type specifier with a register specifier for each register in the processor, storing the register specifiers and associated type specifiers in a register type table. The type specifier associated with an operand register of an instruction is employed to dispatch the instruction to an appropriate execution unit within the processor. The results of the instruction are stored in a register having an associated type specifier matching the execution unit type. Register specifiers are dynamically allocated to particular execution units within the processor by altering the type specifier associated with the register specifiers. Register values may be either discarded or converted when the register specifier type is altered. A general instruction allows conversion of the value from one type to another without storing the converted value in memory.
申请公布号 US6195746(B1) 申请公布日期 2001.02.27
申请号 US19970791895 申请日期 1997.01.31
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 NAIR RAVINDRA KUMAR
分类号 G06F9/30;G06F9/318;G06F9/32;G06F9/38;(IPC1-7):G06F15/00 主分类号 G06F9/30
代理机构 代理人
主权项
地址