摘要 |
The design for testability method of this invention forms scan paths in a circuit preliminarily-designed with required elements. According to this design method, a plurality of appropriated paths that can be appropriated as scan paths are extracted from the multiplicity of path of the circuit, occupied areas are individually calculated for each of the plurality of appropriated paths both for cases in which scan paths are formed using multiplexers and for cases in which registers are replaced by scan elements, and in each case the scan path having the smaller occupied area is selected and formed. The two types of methods for forming scan paths are selected for each portion of the circuit, thereby allowing scan paths to be formed with the smallest occupied area in the circuit.
|