| 摘要 |
A circuit arrangement having a microprocessor whose reset terminal is adapted to receive a reset signal from a driving circuit. A simple reset wiring of the microprocessor is implemented in that the reset terminal is additionally connected to a further terminal of the microprocessor which, after the reset terminal has received the reset signal, holds the reset terminal to a defined suppressing level that deviates from the reset level.
|
