发明名称 |
Method and apparatus for multi-bit register cell |
摘要 |
The present invention is a method and apparatus for a register cell that is configured to store more than one bit of information. The cell includes a multiplexer that is configurable to select various inputs when the multiplexer is in various states. The multiplexer is configurable to select a first input when the multiplexer is in a first state, and to select a second input when the multiplexer is in a second state. The multiplexer is further configured to provide multi-bit storage data, the first input being configured to receive multi-bit data from outside the cell. An output element, such as a second multiplexer, is configured to receive a word enable. The output of the first multiplexer is delayed in a delay element, and is provided as one of the inputs to the first multiplexer.
|
申请公布号 |
US6115294(A) |
申请公布日期 |
2000.09.05 |
申请号 |
US19990291659 |
申请日期 |
1999.04.14 |
申请人 |
EVSX, INC |
发明人 |
BLOMGREN, JAMES S.;POTTER, TERENCE M.;SENINGEN, MICHAEL R.;HORNE, STEPHEN C. |
分类号 |
G06F1/08;G06F5/01;G06F7/02;G06F7/49;G06F7/50;G06F7/544;G06F17/50;G11C8/00;G11C8/10;G11C8/16;G11C8/18;G11C11/418;G11C11/419;G11C11/56;G11C19/00;H03K19/00;H03K19/003;H03K19/08;H03K19/096;H03K19/21;(IPC1-7):G11C7/00 |
主分类号 |
G06F1/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|