| 摘要 |
PROBLEM TO BE SOLVED: To enable the minimum delay for maintaining the proper order of producer consumers and to extend a bus bridge to one-to-many bus bridge configuration. SOLUTION: This bus bridge 50 provides an interface between two computer buses and suitably puts the order of writing operation from one bus to reading operation from the other bus. The bus bridge 50 is provided with a writing/ reading FIFO storage area 42 for counting up the number of times of writing operation to be waited for in the area 42, a PPC 54 for counting the number of times of writing operation received by the area 42, a CPC 56 for counting up the number of times of writing operation completed on the 2nd bus, a CLA counter 58 for measuring the transmission time of data stored in respective cache lines, and ordering logic 62 for delaying the completion of reading operation from a cache.
|
