发明名称 DIGITAL SIGNAL PROCESSING CIRCUIT
摘要 PROBLEM TO BE SOLVED: To perform the seamless slow reproduction of intra-frame compressed VTR by performing the slow reproduction by an operation clock frequency higher than normal for the operation clock frequency of a demodulation circuit, an error correction circuit and an expansion signal processing circuit. SOLUTION: This circuit is provided with a clock supply control means 9 for generating an operation clock provided with a frequency raised for 10% from the operation clock frequency used at the time of a normal operation for the demodulation circuit 1, the error correction circuit 3 and the expansion signal processing circuit 5 from the clock of a normal system frequency at the time of a slow mode, supplying it and performing a slow reproducing operation. At the time of the 1.1-fold speed reproduction of a slow reproducing mode, the rotation speed of the drum of the VTR is increased to 1.1 times, the clock for which a system clock frequency is raised for 10% is supplied to the demodulation circuit 1, the error correction circuit 3 and the expansion signal processing circuit 5 and the operation is performed. Also, at the time of outputting reproducing video data, a data memory 7A and a memory control circuit 7B are operated by the normal system frequency not raised for 10%.
申请公布号 JP2000217074(A) 申请公布日期 2000.08.04
申请号 JP19990017404 申请日期 1999.01.26
申请人 VICTOR CO OF JAPAN LTD 发明人 OKAMOTO KUNIHIKO
分类号 H04N5/92;G11B20/10;H04N5/783;H04N5/94;(IPC1-7):H04N5/92 主分类号 H04N5/92
代理机构 代理人
主权项
地址