发明名称 DIGITAL VOLTAGE CONTROLLED OSCILLATING CIRCUIT AND PLL CIRCUIT
摘要 PROBLEM TO BE SOLVED: To smooth a voltage waveform of an output clock that is changing and to make the scale of the digital voltage controlled oscillating circuit. SOLUTION: The digital voltage controlled oscillating circuit consists of a ring oscillator circuit 1 and a decoder circuit 3, and a phase locked loop PLL circuit consists of a voltage controlled oscillator circuit and a phase comparator 2. The phase comparator 2 compares an external reference frequency with an output frequency and gives phase difference information to the decoder circuit 3. The decoder circuit 3 gives a switching signal to the ring oscillator circuit 1 according to the phase difference information. The ring oscillator circuit 1 consists of CMOS inverter circuits I1-In and 1st and 2nd variable resistor sections. Selecting either of the variable resistor section smoothly changes an output frequency of the ring oscillator circuit.
申请公布号 JP2000196416(A) 申请公布日期 2000.07.14
申请号 JP19980367058 申请日期 1998.12.24
申请人 NEC CORP 发明人 TANITSU MAMORU
分类号 H03K3/354;H03K3/03;H03L7/06;H03L7/099;(IPC1-7):H03K3/354 主分类号 H03K3/354
代理机构 代理人
主权项
地址
您可能感兴趣的专利