| 摘要 |
A switch core system for communicating with a plurality of separate sources of cell data, each of the separate sources having a slave arbitration subsystem, the system including a bus subsystem, an arbitration subsystem, a processor subsystem, and a shared memory subsystem for storing cell data from specific ones of the sources and outputting stored cell data to specified ones of the sources via multiple cell buses responsive to the arbitration subsystem.
|
