发明名称 Delay circuit for analog signals
摘要 A delay circuit is provided, which is capable of eliminating the influence of noise of low frequency as disturbance. A plurality of memory cells including a plurality of capacitors store an analog signal as an input signal by storing charge of the input signal in the capacitors. A first inverting device inverts the input signal to generate an inverted signal. A control circuit generates and delivers control signals to the memory cells to select the input signal and the inverted signal alternately and sequentially write the selected signals into the memory cells in a predetermined writing sequence. The control circuit further generates and delivers to the memory cells to sequentially read out the input signal and the inverted signal from the memory cells in a sequence corresponding to the predetermined writing sequence. A second inverting device inverts the read-out inverted signal. An output signal is synthesized from the read-out input signal and an output signal of the second inverting device.
申请公布号 US6061279(A) 申请公布日期 2000.05.09
申请号 US19990263938 申请日期 1999.03.08
申请人 YAMAHA CORPORATION 发明人 TODA, AKIHIRO;NORO, MASAO;MAEJIMA, TOSHIO
分类号 G11C27/02;H03H11/26;H03H19/00;(IPC1-7):G11C7/00 主分类号 G11C27/02
代理机构 代理人
主权项
地址