发明名称 REFERENCE VOLTAGE GENERATING CIRCUIT
摘要 PROBLEM TO BE SOLVED: To generate a reference output voltage smaller than a power supply potential only by a fine voltage. SOLUTION: This reference voltage generating circuit is provided with a depression type n-channel MOS transistor M3 whose gate G and source S are saturation connected with each other for generating first constant currents I, a first enhancement type n-channel MOS transistor M4 for generating a first constant voltage VGS corresponding to the first constant currents I at the time of receiving the first constant currents I, a first reference voltage output terminal Q1 connected with the first enhancement type n-channel MOS transistor M4 for outputting the first constant voltage VGS, a first resistance element R1 for generating second constant currents I1 corresponding to the first constant voltage VGS, second resistance element R2 for generating a second constant voltage corresponding to the second constant currents I1, and second reference voltage output terminal Q2 connected with the second resistance element R2 for outputting the second reference voltage Vref2 generated by subtracting a second constant voltage (R2×I1) from a power supply voltage Vdd.
申请公布号 JP2000112548(A) 申请公布日期 2000.04.21
申请号 JP19980285129 申请日期 1998.10.07
申请人 RICOH CO LTD 发明人 KOJIMA SHINICHI
分类号 G05F3/24;G05F3/26;H03F1/30;H03F3/343;(IPC1-7):G05F3/24 主分类号 G05F3/24
代理机构 代理人
主权项
地址
您可能感兴趣的专利