发明名称 Process for manufacturing arrays of field emission tips
摘要 A method for manufacturing arrays of field emission tips, suitable for use in field emission displays (FEDs), begins by depositing a conductive cathode layer over a substrate and then patterning the conductive cathode layer to define a set of cathode structures on which the array of tips are to be formed. A layer of a insulator material is deposited and then a layer of lift-off material is deposited. The lift-off material is capable of being selectively etched with respect to the insulator layer. The insulator material layer and lift-off material layer are patterned to define a set of apertures in which field emission tips are to be formed. Next, tip material is deposited using an unbiased high density plasma chemical vapor deposition (HDPCVD) process to form sharp field emission tips in the apertures. The HDPCVD process also forms a sacrificial layer of islands of tip material on top of the patterned layer of lift-off material. After the formation of the field emission tips, the patterned layer of lift-off material is removed using a wet chemical etchant that also removes sacrificial layer of tip material. A layer of fill material is deposited and planarized so as to fill the apertures in which the tips were formed. A gate layer is then deposited and patterned to form gate structures. A subsequent wet etch removes the fill material surrounding the emitter tips.
申请公布号 US6045425(A) 申请公布日期 2000.04.04
申请号 US19970819284 申请日期 1997.03.18
申请人 VLSI TECHNOLOGY, INC. 发明人 BOTHRA, SUBRAS;QIAN, LING Q.
分类号 H01J9/02;(IPC1-7):H01J9/02 主分类号 H01J9/02
代理机构 代理人
主权项
地址