首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
ROW-TYPE ELECTRON GUN
摘要
申请公布号
PL178161(B1)
申请公布日期
2000.03.31
申请号
PL19950310153
申请日期
1995.08.24
申请人
THOMSON TUBES AND DISPLAYS SA
发明人
PONTAILLIER YVES;LAUZIER RODOLPHE
分类号
H01J29/62;H01J29/48;H01J29/50;H01J29/56
主分类号
H01J29/62
代理机构
代理人
主权项
地址
您可能感兴趣的专利
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE USING SURFACE TREATMENT AND SEMICONDUCTOR DEVICE MANUFACTURED BY THE METHOD
CELLS INCLUDING AT LEAST ONE FIN FIELD EFFECT TRANSISTOR AND SEMICONDUCTOR INTEGRATED CIRCUITS INCLUDING THE SAME
SUPER CMOS DEVICES ON A MICROELECTRONICS SYSTEM
Wide Bandgap Junction Barrier Schottky Diode With Silicon Bypass
SYSTEM OF AT LEAST TWO MICROCONTROLLERS, AND METHOD FOR PRODUCING SUCH A SYSTEM
SEMICONDUCTOR PACKAGE INCLUDING STEPWISE STACKED CHIPS
INTEGRATED CIRCUIT, ELECTRONIC DEVICE AND METHOD FOR TRANSMITTING DATA IN ELECTRONIC DEVICE
SEMICONDUCTOR STRUCTURE WITH ANTI-EFUSE DEVICE
ELECTRONIC DEVICE, METHOD FOR MANUFACTURING THE ELECTRONIC DEVICE, AND ELECTRONIC APPARATUS
SEMICONDUCTOR DEVICE HAVING A GUARD RING
INTEGRATED CIRCUIT STACK INCLUDING A PATTERNED ARRAY OF ELECTRICALLY CONDUCTIVE PILLARS
ELECTRONIC COMPONENT PACKAGE AND METHOD OF MANUFACTURING THE SAME
SUBSTRATE HAVING TWO SEMICONDUCTOR MATERIALS ON INSULATOR
FILM FORMING APPARATUS
PATTERN FORMING METHOD
METHODS OF MANUFACTURING SEMICONDUCTOR DEVICES WITH IMPROVED METAL GATE FILL-IN FOR VERTICAL MEMORY CELL AND DEVICES THEREOF
SPLIT-GATE LATERAL EXTENDED DRAIN MOS TRANSISTOR STRUCTURE AND PROCESS
METHOD FOR MANUFACTURING ARRAY SUBSTRATE, ARRAY SUBSTRATE AND MASK
MALDI SUPPORT WITH MAGNETICALLY HELD SPRING STEEL PLATE
ION IMPLANTATION TOOL AND ION IMPLANTATION METHOD
