发明名称 Technique for sharing parity over multiple single-error correcting code words
摘要 <p>The bits of a data block are assigned to a plurality of logical groups such that at most one bit corresponding to a component is assigned to a logical group. This assignment ensures that a component failure may introduce at most one bit error to a logical group. Each logical group uses a single error correcting code to detect and correct bit errors. A parity bit is appended to a data block that includes a plurality of logical groups. The parity bit may be used in conjunction with the single error correcting codes to determine whether a detected error is a single bit error or a multiple bit error. If the detected error is a single bit error, the error correction codes may be used to correct the error. If the detected error is a multiple bit error, an uncorrectable error may be reported. &lt;IMAGE&gt;</p>
申请公布号 EP0989493(A2) 申请公布日期 2000.03.29
申请号 EP19990307511 申请日期 1999.09.22
申请人 SUN MICROSYSTEMS, INC. 发明人 CYPHER, ROBERT
分类号 G06F11/10;G06F12/16;(IPC1-7):G06F11/10 主分类号 G06F11/10
代理机构 代理人
主权项
地址
您可能感兴趣的专利