| 摘要 |
There is a parallel-connected circuit of a first PMOS transistor P1 having its gate connected to a first input terminal IN1 and a second PMOS transistor P2 having its gate connected to a second input terminal IN2, and a first series-connected circuit of a first NMOS transistor N1 having its gate connected to the first input terminal IN1 and a second NMOS transistor N2 having its gate connected to the second input terminal IN2, and there is a second series-connected circuit of a third PMOS transistor P3 having its gate connected to the first input terminal IN1 and a fourth PMOS transistor P4 having its gate connected to the second input terminal IN2, which is provided between the first power supply and output terminal, this being connected in parallel with the parallel-connected circuit of the first PMOS transistor P1 and the second PMOS transistor P2.
|
