Motor drive system controlled by a phase accumulator and method therefor

摘要

A high resolution speed control for a DC or BLDC phase-locked-loop (PLL) motor is provided. A phase accumulator sends a time varying frequency reference to the PLL input, where the average frequency sets the motor speed with a high degree of accuracy. A post divider is used to reduce the number of circuits required to implement the function.