发明名称 |
CODER, ITS METHOD, DECODER AND ITS METHOD |
摘要 |
<p>PROBLEM TO BE SOLVED: To encode/decode digital video data at a high speed by using a parallel processing system. SOLUTION: Numbers of video segments of processing objects are indicated respectively to 1st to 3rd processors and each processor starts coding processing independently based on the video segment numbers. That is, blocking-shuffling processing (VSj-BLK to SFL), motion prediction-quantization processing (VSj-DCT to Q) and variable length coding-framing processing (VSj-VLC to FRM) are sequentially applied to distributed video segments (j) to produce coded data with a fixed length. A new video segment of the processing object is distributed to a processor where processing to one video segment is finished and the coding processing is repeated.</p> |
申请公布号 |
JPH11346366(A) |
申请公布日期 |
1999.12.14 |
申请号 |
JP19980151413 |
申请日期 |
1998.06.01 |
申请人 |
SONY CORP |
发明人 |
IWATA EIJI |
分类号 |
H04N5/92;H03M7/30;H04N19/126;H04N19/132;H04N19/134;H04N19/176;H04N19/423;H04N19/436;H04N19/60;H04N19/625;H04N19/91;(IPC1-7):H04N7/30 |
主分类号 |
H04N5/92 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|