| 摘要 |
Data exchanged between the sequence controller and the instruction decoder in a bus system is additionally buffered for the purpose of debugging and passed on to a free bus line in an interface unit. The data located in the inputs of said unit are transmitted to defined outputs of the interface unit. |
