发明名称 Incremental bus reconfiguration without bus resets
摘要 An electronic system interconnect. The interconnect comprises a first node and a second node coupled to the first node. The interconnect is initially configured to include the first and second nodes. A third node is added to the interconnect after the interconnect is initially configured, and the first node responds to the addition of the third node by initiating a new connect handshake with the third node. The first node begins by transmitting a first signal to the third node. The first node signals that the third node has been added to the interconnect if the third node responds to the first signal by transmitting a second signal. The first node causes the interconnect to be reconfigured if the third node transmits a third signal in response to receiving the first signal.
申请公布号 US5935208(A) 申请公布日期 1999.08.10
申请号 US19980186921 申请日期 1998.11.06
申请人 APPLE COMPUTER, INC. 发明人 DUCKWALL, WILLIAM S.;TEENER, MICHAEL D.
分类号 H04L12/24;H04L12/40;H04L12/46;H04L12/64;H04L29/12;(IPC1-7):G06F13/00 主分类号 H04L12/24
代理机构 代理人
主权项
地址