发明名称 CIRCUIT FOR CAPTURING FRAME SYNC SIGNAL IN RECEIVER
摘要 <p>A demodulator (1) produces I and Q symbol streams from a received PSK signal which is a time-multiplexed signal composed of a 20-symbol-long BPSK frame sync signal, a 20-symbol-long BPSK superframe identification signal, and an 8PSK digital signal. BPSK demappers (3) produce bit streams B0-B3 demapped according to a base criterion, which allows signal points to be the same along the Q-axis in the I-Q phase plane, and to criterions obtained by shifting the base criterion counterclockwise by π/4, 2π/4 and 3π/4. First comparators (60-63) capture, from the bit streams B0-B3, patterns being different few bits at most than the frame sync signal. A predetermined time later, second comparators (64-67) capture patterns being different few bits at most than the superframe identification signal. A frame sync capture signal (SYN) is then produced by a generator (90).</p>
申请公布号 WO1999034568(P1) 申请公布日期 1999.07.08
申请号 JP1998005615 申请日期 1998.12.11
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址