发明名称 PROCESSOR HAVING MULTIPLE PROGRAM COUNTERS AND TRACE BUFFERS OUTSIDE AN EXECUTION PIPELINE
摘要 In one embodiment of the invention, a processor (50) includes an execution pipeline (108) to concurrently execute at least portions of threads T1-T4, wherein at least one of the threads is dependant on at least another one of the threads. The processor (50) also includes detection circuitry to detect speculation errors in the execution of the threads T1-T4. In another embodiment, the processor (50) includes thread management logic (124) to control dynamic creation of threads from a program (112A).
申请公布号 WO9931580(A1) 申请公布日期 1999.06.24
申请号 WO1998US26501 申请日期 1998.12.11
申请人 INTEL CORPORATION;AKKARY, HAITHAM;CHOW, KINGSUM 发明人 AKKARY, HAITHAM;CHOW, KINGSUM
分类号 G06F9/38;G06F9/46 主分类号 G06F9/38
代理机构 代理人
主权项
地址