发明名称 Digital circuit clocking using a dual side band suppressed carrier clock modulated signal
摘要 In a computer or other digital system a double side band suppressed carrier (DSB-SC) signal is derived from a clock or other synchronous signal. The clock or other synchronous signal is amplitude modulated at a source using a broadband low frequency envelope signal. The modulated signal is the DSB-SC signal, which then serves as a clock or other synchronous signal for the source and/or a destination circuit.
申请公布号 US5909472(A) 申请公布日期 1999.06.01
申请号 US19960741489 申请日期 1996.10.30
申请人 HEWLETT-PACKARD COMPANY 发明人 ARNETT, DAVID W.
分类号 G06F1/04;G06F1/10;H03D1/24;H04B1/04;H04B15/04;H04L7/00;H04L27/04;(IPC1-7):H04L7/00;H03C1/52 主分类号 G06F1/04
代理机构 代理人
主权项
地址