发明名称 Method and system for efficiently fetching from cache during a cache fill operation
摘要 A method and system in a data processing system for efficiently interfacing with cache memory by allowing a fetcher to read from cache memory while a plurality of data words or instructions are being loaded into the cache. A request is made by a bus interface unit to load a plurality of instructions or data words into a cache. In response to each individual instruction or data word being loaded into the cache by the bus interface unit, there is an indication that the individual one of said plurality of instructions or data words is valid. Once a desired instruction or data word has an indication that it is valid, the fetcher is allowed to complete a fetch operation prior to all of the instructions or data words being loaded into cache. In one embodiment, a group of invalid tag bits may be utilized to indicate to the fetcher that individual ones of a group of instructions or data words are valid in cache after being written into cache by the bus interface unit.
申请公布号 US5897654(A) 申请公布日期 1999.04.27
申请号 US19970881223 申请日期 1997.06.24
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION;MOTOROLA, INC. 发明人 EISEN, LEE E.;KUTTANNA, BELLIAPPA M.;MALLICK, SOUMMYA;PATEL, RAJESH B.
分类号 G06F12/08;(IPC1-7):G06F13/00 主分类号 G06F12/08
代理机构 代理人
主权项
地址
您可能感兴趣的专利