| 摘要 |
<p>An asynchronous processor (100) having pipelined instruction fetching (104) and execution (130) to implement concurrent execution of instructions by two or more execution units (130, 132) and memory units (150) to control information updates and to handle precise exception. A pipelined completion mechanism can be implemented to improve the throughput.</p> |
