发明名称 Reception circuit for a baseband processing and operation
摘要 In a reception circuit, a frame status signal indicating whether frame synchronization is established is output from a frame synchronizing circuit to a frame counter circuit. When the frame synchronization is established, a timing signal synchronized with a reception frame pulse is output from the frame counter circuit. When the frame synchronization is not established or out of synchronization, a built-in frame counter is operated in a flywheel mode to output a timing signal to synchronize a baseband circuit and an I/F buffer circuit, so that communication with an external circuit can be kept normal irrespective of presence or absence of frame synchronization.
申请公布号 US5802120(A) 申请公布日期 1998.09.01
申请号 US19940359578 申请日期 1994.12.20
申请人 NEC CORPORATION 发明人 MURAOKA, SHINYA
分类号 H04L27/38;H04J3/06;H04L7/00;H04L7/08;(IPC1-7):H04L7/033 主分类号 H04L27/38
代理机构 代理人
主权项
地址