发明名称 MIS TRANSISTOR AND ITS MANUFACTURE
摘要 PROBLEM TO BE SOLVED: To avoid short-circuiting the gate electrode with a source/drain on formation of a silicide by etching back a first and second insulation films to double-structured side walls. SOLUTION: By the RIE method a second silicon nitride insulation film and first silicon oxide insulation film are etched back to form double-structured side walls composed of a buffer layer 13 and silicon nitride layer 14. The buffer layer 13 is anisotropically etched to form trenches 17 at regions of the side walls 15, adjacent to gate electrodes 5, and silicone 8 is formed on the tops of the gate electrodes 5, surface facing at the trenches 17 and top of a high concentration source/drain layer 8. At forming of the silicide on the electrodes 5 the silicide 18 stops in the trenches 17 to avoid creeping the side faces of the side walls 15, thus suppressing the electric short circuit of the gate electrode 5 with the source/drain layer 8.
申请公布号 JPH10223889(A) 申请公布日期 1998.08.21
申请号 JP19970021531 申请日期 1997.02.04
申请人 MITSUBISHI ELECTRIC CORP 发明人 SHIMIZU SATORU;ODA SHUICHI
分类号 H01L21/28;H01L21/336;H01L29/423;H01L29/78;(IPC1-7):H01L29/78 主分类号 H01L21/28
代理机构 代理人
主权项
地址