发明名称 System and method for reducing the peak load on the processor of a block processing modem
摘要 A system and method for limiting the processing load on a digital processor in a block processing modem that is receiving data that was generated remotely using a clock having a frequency that may be different than the frequency of the clock in the receiving modem. The receiving modem includes a digital processor having a desired processing capacity reserved for block processing of L samples of data per block period, an analog to digital converter for the received data into samples, an interpolator and a buffer memory. The analog to digital converter outputs L-A samples per block and passes them to the interpolator, where A>/=1. The interpolator processes L-B samples per block and passes them on to the buffer, where B>/=0. The buffer passes L samples per block to the modem processor. If L samples are not available, the processor skips a cycle. The inventor also contemplates a modem transmitter that includes a buffer that receives L samples per block from the digital processor and supplies a block of size L-A samples to a digital analog converter. The buffer accumulates A samples on each block transfer and when there are L-A samples in the buffer, a block of L-A samples is passed without receiving any additional samples from the digital processor.
申请公布号 US5793804(A) 申请公布日期 1998.08.11
申请号 US19970827537 申请日期 1997.03.28
申请人 INTEL CORPORATION 发明人 MA, WEIQIANG
分类号 H04J3/06;H04L7/02;(IPC1-7):H04B1/38 主分类号 H04J3/06
代理机构 代理人
主权项
地址