发明名称 Method and apparatus for locating exception correction routines
摘要 An apparatus for locating exception correction routines within a control ROM of a microprocessor. A control ROM generates micro instructions that are addressable by a microprocessor. A translator generates micro instructions that do not have addresses which may be referenced. Error correction routines must be provided for micro instructions whether they are provided by a translator, or by a control ROM. Exception correction routines are stored in a control ROM at fixed offsets relative to the micro instructions for which they provide correction. For translator generated micro instructions, an address corresponding to an appropriate exception correction routine is provided to the control ROM and latched. This address may later be read from the latch should an exception condition occur.
申请公布号 US5787241(A) 申请公布日期 1998.07.28
申请号 US19950574636 申请日期 1995.12.18
申请人 INTEGRATED DEVICE TECHNOLOGY, INC. 发明人 HENRY, GLENN;PARKS, TERRY
分类号 G06F9/26;G06F9/318;G06F9/32;G06F9/38;G06F11/07;(IPC1-7):G06F11/00 主分类号 G06F9/26
代理机构 代理人
主权项
地址