发明名称 MULTILAYER INTERCONNECTION BOARD AND FORMATION OF MULTILAYER INTERCONNECTION USING THE BOARD
摘要 PROBLEM TO BE SOLVED: To provide a multilayer interconnection board and a method for forming a multilayer interconnection using it, for forming a multilayer interconnection, even when breakage of resist for forming dot-shaped interconnection metal in the middle layer, which is a problem in micromachining, occurs in a semiconductor multilayer interconnection of three layers or more including a substrate. SOLUTION: On a semiconductor substrate 11 whereupon a transistor area and a upper interconnection are connected by a buried metal 11a on a part of an insulating film, alloy 121 containing aluminum as major component is formed as a first metal layer, a W layer 122 which is not easily etched at the time of etching the aluminum allay is formed on the first metal layer and a resist pattern 13 having a shape of the first interconnection and a resist pattern 13' having a shape of a metal pad are formed. The W film 121 is etched by CF etching gas, then, the aluminum alloy is etched by chlorine etching gas for the aluminum alloy. After removing the remaining resist, forming the interlayer insulating film 14 into a planar form, required areas of the interlayer insulating film are opened and multilayer interconnection is formed.
申请公布号 JPH10150275(A) 申请公布日期 1998.06.02
申请号 JP19960306851 申请日期 1996.11.18
申请人 MATSUSHITA ELECTRON CORP 发明人 YANO KOSAKU
分类号 H05K1/09;H01L23/12;H05K3/46;(IPC1-7):H05K3/46 主分类号 H05K1/09
代理机构 代理人
主权项
地址