发明名称 Clipped sine shaped waveform to reduce the cycling-induced electron trapping in the tunneling oxide of flash EEPROM
摘要 The present invention provides method to erase and program flash EEPROMS devices using a clipped sine waveform (Vg). The clipped sine waveform reduces the tunneling oxide electric field between the floating gate and the source or drain region thereby reducing electron trapping. The method for the erase cycle comprises: applying a positive voltage to a source region; grounding a well region; floating the drain region; and simultaneously applying a negative clipped sine waveform voltage to a control gate during the erase cycle. The program cycle of the invention comprises: applying a voltage to a drain region; grounding a well region; floating a source region; and simultaneously applying a clipped sine waveform voltage to the control gate whereby the clipped sine waveforms reduce the electric field in a tunnel oxide layer which reduces the electron trapping.
申请公布号 US5726933(A) 申请公布日期 1998.03.10
申请号 US19970857162 申请日期 1997.05.15
申请人 TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. 发明人 LEE, JIAN-HSING;PENG, KUO-REAY;YEH, JUANG-KE;HO, MING-CHOU
分类号 G11C16/10;G11C16/14;(IPC1-7):G11C16/06 主分类号 G11C16/10
代理机构 代理人
主权项
地址
您可能感兴趣的专利