发明名称 KARAAGAZONOSHIKIDOENZANSOCHI
摘要 PURPOSE:To shorten the chromaticity calculation time of a color image by outputting a parallel image signal by delaying a serial image signal, and calculating chromaticity based on the signal. CONSTITUTION:A delay circuit D1 delays a (N-1)th video signal from a pre- amplifier 5 by a time T i.e. one horizontal scanning period 1H, and a delay circuit DN-2 delays a second video signal from the pre-amplifier 5 by a time (N-2T), and a delay circuit DN-1 delays a first video signal from the pre-amplifier 5 by a time (N-1T). A division circuit S1 calculates VN-1/VN, and a division circuit SN-2 calculates V2/VN, and a division circuit SN-1 calculates V1/VN. Where, (V1-VN-1) represent video signal levels in each color spectrum, and VN represents the video signal level in the reference spectrum of white light, etc. Therefore, first to (N-1)th video signals are outputted simultaneously from the delay circuits (D1-DN-1). In such a way, it is possible to shorten the calculation time of the chromaticity of the color image.
申请公布号 JP2661165(B2) 申请公布日期 1997.10.08
申请号 JP19880194541 申请日期 1988.08.05
申请人 FUJI DENKI KK 发明人 TAKUSAGAWA HIROHISA
分类号 H04N11/00;G01J3/46;G06T1/00;G06T7/00;G06T11/60;H04N11/24 主分类号 H04N11/00
代理机构 代理人
主权项
地址