| 摘要 |
A matching circuit using a parallel synchronization control bus is disclosed. The matching circuit using a parallel synchronization control bus comprises a bus control signal generation means for receiving a control signal of a subprocessor and generating a control signal to control a parallel synchronization bus. Thereby, the matching circuit using a parallel synchronization control bus may improve data transmission rate and reduce the cost of a system.
|
