| 摘要 |
A method for updating a LRU array in a cache having a RAM. The LRU array has a self-timing signal for the read operation of the LRU array, in conjunction with a cache RAM read cycle. According to the method, first, a cache RAM cycle is begun. Then, it is determined whether a hit condition exists with respect to a tag associated with the LRU array. A self-timing signal is generated if the hit condition exists. In response to the self-timing signal, and in the cache RAM read cycle, an LRU write operation is begun with respect to the LRU array. The LRU write operation includes the steps of providing a write signal to the LRU array, and of precharging the LRU array. The LRU write operation is extended for a time sufficient for the precharging of the LRU bit line to complete. This can result in the LRU write operation extending into the next cache cycle. Additionally, the LRU array may be provided with an LRU dummy cell. Then, the LRU write operation is performed by additionally providing a write signal to the LRU dummy cell, so as to perform a dummy cell write operation, and the step of precharging the LRU array is performed based on the completion of the dummy cell write operation.
|
