发明名称 Interrupt protocol system and method using priority-arranged queues of interrupt status block control data structures
摘要 A data processing system includes a software interrupt handler which controls performance of interrupt actions. The system further includes plural subsystems, each subsystem manifesting an interrupt request upon occurrence of an associated event. Hardware is provided which responds to an interrupt request by issuing an order to construct an interrupt status block (ISB) control data structure with a determined priority ranking. A controller is responsive to the issued order and constructs the ISB data structure. The ISB at least includes a pointer value indicating a next ISB having a same priority ranking, interrupt data identifying an interrupt procedure to be used by the software interrupt handler and information indicating a source of the interrupt request. The controller arranges the ISB in a queue of ISB's having a same determined priority and signals the software interrupt handler to commence performance of an interrupt action only if the order issued by the hardware requires an immediate interrupt. In such case, the software interrupt handler responds by reading contents of the ISB and performing operations in accordance with that data. Otherwise, normal processing resumes. Under normal circumstances, the controller, in executing an interrupt, is not required to inquire of the subsystem which manifested the interrupt request.
申请公布号 US5606703(A) 申请公布日期 1997.02.25
申请号 US19950567940 申请日期 1995.12.06
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 BRADY, JAMES T.;FINNEY, DAMON W.
分类号 G06F9/48;G06F13/26;(IPC1-7):G06F9/46 主分类号 G06F9/48
代理机构 代理人
主权项
地址