发明名称 |
MOS structure with hot carrier reduction |
摘要 |
An MOS structure is disclosed which is provided with a trench in the substrate adjacent the channel region of the substrate, i.e., adjacent the area of the substrate over which the gate oxide and gate electrode are formed. The region of the substrate beneath the trench is lightly doped to provide a deeper LDD region in the substrate between the channel and the drain region so that electrons traveling through the channel to the drain region follow a path deeper in the substrate and farther spaced from the gate oxide in the region of the substrate between the source region and the drain region where high fields are encountered by electrons traveling through the channel from the source region to the drain region.
|
申请公布号 |
US5598021(A) |
申请公布日期 |
1997.01.28 |
申请号 |
US19950374195 |
申请日期 |
1995.01.18 |
申请人 |
LSI LOGIC CORPORATION |
发明人 |
O, SUNGKI;SCHOENBORN, PHILIPPE |
分类号 |
H01L21/336;H01L29/78;(IPC1-7):H01L27/108;H01L29/76;H01L29/94;H01L29/00 |
主分类号 |
H01L21/336 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|