发明名称 |
Full flash analog-to-digital converter |
摘要 |
A full flash analog-to-digital converter comprises a plurality of comparators for comparing an analog input voltage with respective reference voltages, a first-stage encoder for generating low-order bits based on output signals from the comparators, a second-stage encoder for generating high-order bits based on the low-order bits generated by the first-stage encoder, the first-stage encoder comprising a circuit for generating a complement bit of the highest-order bit of the low-order bits generated by the first-stage encoder, and the second-stage encoder comprising a circuit for generating the high-order bits based on the highest-order bit and the complement bit. <IMAGE>
|
申请公布号 |
EP0730351(A2) |
申请公布日期 |
1996.09.04 |
申请号 |
EP19960103760 |
申请日期 |
1991.02.26 |
申请人 |
SONY CORPORATION |
发明人 |
KOMATSU, YOSHIHIRO;GENDAI, YUJI |
分类号 |
H03M1/06;H03M1/08;H03M1/36;(IPC1-7):H03M1/36 |
主分类号 |
H03M1/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|