发明名称 |
Mechanism to identify instruction word boundaries in cache |
摘要 |
<p>A mechanism which manages variable length instructions in cache is comprised of three cooperating elements designed to optimize self modifying code and anticipate next instructions for branch operand management. A content addressable memory (CAM) stores addresses of lines which have been accessed for instruction fetching. In a system having modifiable instruction stream (i.e., store to instruction stream), when the CAM matches, the system must retire certain instructions, flush instructions and then fetch the modified instruction stream. Boundary identification logic examines a field in each cache byte to determine the nature of the byte. This field is initially cleared at the time the cache line is loaded and filled with the line is fetched. An anticipation buffer designed to minimize the circuitry necessary for fetches across cache lines is loaded with sequentially anticipated prefetched instructions from the cache. These anticipated instructions can then be concatenated by a fetch aligner. <IMAGE></p> |
申请公布号 |
EP0718758(A2) |
申请公布日期 |
1996.06.26 |
申请号 |
EP19950480163 |
申请日期 |
1995.11.21 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
MAHIN, STEPHEN WILLIAM;CONOR, STEPHEN MICHAEL;CIAVAGLIA, STEPHEN J.;MOULTON, LYMAN HENRY, III;RICH, STEPHEN EMERY;KARTSCHOKE, PAUL DAVID |
分类号 |
G06F9/30;G06F9/38;(IPC1-7):G06F9/38 |
主分类号 |
G06F9/30 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|