ADAPTIVE DRAM TIMING

摘要

Timing is set for DRAM memory access in a computer by polling the DRAM memory banks (11), calculating capacitive load by accessing a prestored table of capacitive load versus DRAM size (fig. 3), and assigning wait states according to calculated capacitive load by accessing a prestored formula. In one embodiment, wait states are assigned in increasing increments for increasing total capacitive load. In an alternative embodiment, timing is assigned bank by bank. Control routines are preferably a part of a system BIOS (14).