发明名称 Multi-chip modules having chip-to-chip interconnections with reduced signal voltage level and swing
摘要 A multi-chip module is composed of two or more integrated-circuit chips located on a substrate such as a dielectrically coated silicon substrate. The chips are interconnected by means of transmission wiring lines. At least some of the chips contain one or more input buffer circuits, each composed of two branches ("legs"). Each such branch contains, in one embodiment, an n-channel MOS transistor connected in series with a pair of series-connected p-channel MOS transistors-whereby, in each such branch, one of the p-channel MOS transistors is located between (intermediate) the other of the p-channel MOS transistors and the n-channel MOS transistor of that same branch. On the other hand, in each buffer circuit, the intermediate p-channel MOS transistors of both branches are cross-coupled. Each of the n-channel MOS transistors is connected in a common gate configuration to receive one of the complementary input signals coming from the transmission wiring lines, and the other of the p-channel transistors in each branch is connected in a common source configuration to receive the other of the complementary input signals.
申请公布号 US5461333(A) 申请公布日期 1995.10.24
申请号 US19940200986 申请日期 1994.02.24
申请人 AT&T IPM CORP. 发明人 CONDON, JOSEPH H.;FRYE, ROBERT C.;GABARA, THADDEUS J.;TAI, KING L.;KNAUER, DECEASED, SCOTT C.;KNAUER, EXECUTOR, CARROLL H.
分类号 H03K3/012;H03K3/356;(IPC1-7):H03K17/10;H03K17/687 主分类号 H03K3/012
代理机构 代理人
主权项
地址