| 摘要 |
A circuit style, which may be employed in fast, area-efficient, flexible programmable interconnect architectures, or in logic circuits, is disclosed. In one embodiment, a plurality of internally delayed logic circuits, each having a single network node, is connected to the intermediate nodes of a programmable interconnect architecture. Each speed-up circuit monitors the logic level on the network node. When a circuit detects a substantial change in logic level, it temporarily enforces that change by connecting its network node to either the high or the low logic level. Thus, on each node, a low-impedance enhancement of the signal driving the node temporarily appears. This causes the potential on neighboring nodes, connected through conducting programmable switches, to change towards the new level, and their speed-up circuits in turn temporarily enforce the new level. Thus, a forced high-to-low or low-to-high level change on a node quickly propagates to its connected nodes.
|
