发明名称 MICROPROCESSOR
摘要 <p>PURPOSE:To simultaneously or successively process plural arithmetic operations, to flexibly combine the arithmetic operations and to perform a high-speed processing. CONSTITUTION:An input circuit 11 inputs plural input data to be arithmetic objects in synchronism with basic clocks, an input selection circuit 12 selects the inputted data and sends them out to prescribed arithmetic circuits 13-15 and an output selection circuit 16 selects a prescribed arithmetic result from the respective arithmetic circuits 13-15 and outputs it to an output circuit 16 or the input selection circuit 12. The operations of the input selection circuit, the respective arithmetic circuits and the output selection circuit are controlled by the instructions of an instruction interpretation circuit 18. Also, in the case of the time-taking arithmetic operation, a clock cycle is prolonged by instructing a clock control circuit 19. Further, a lot of the combinations of the arithmetic circuits are stored in an instruction definition RAM 20 and the required combination is selected for each application.</p>
申请公布号 JPH07248918(A) 申请公布日期 1995.09.26
申请号 JP19940040087 申请日期 1994.03.10
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 MICHIGAMI MAKOTO
分类号 G06F9/302;G06F9/318;G06F9/38;G06F15/78;(IPC1-7):G06F9/38 主分类号 G06F9/302
代理机构 代理人
主权项
地址