首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Verfahren zur Herstellung eines modifizierten Faser- materials und Verfahren zum Färben des modifizierten Fasermaterials mit anionischen Farbstoffen.
摘要
申请公布号
DE59203225(D1)
申请公布日期
1995.09.14
申请号
DE1992503225
申请日期
1992.12.04
申请人
HOECHST AG, 65929 FRANKFURT, DE
发明人
SCHRELL, ANDREAS DR., W-4420 COESFELD, DE;RUSS, HUBERT WERNER, DR., W-6093 FLOERSHEIM AM MAIN, DE;RIEHM, THOMAS, W-6234 HATTERSHEIM AM MAIN, DE
分类号
D06P1/39;D06M13/02;D06M13/322;D06M13/325;D06M13/328;D06M13/35;D06M13/352;D06M13/355;D06M13/368;D06M13/402;D06M13/415;D06M13/44;D06M13/46;D06M13/463;D06M13/503;D06M101/00;D06M101/02;D06M101/06;D06M101/08;D06M101/16;D06M101/30;D06M101/32;D06P1/38;D06P1/62;D06P1/642;D06P1/645;D06P3/82;D06P3/854;D06P3/872;D06P5/22;(IPC1-7):D06P1/62
主分类号
D06P1/39
代理机构
代理人
主权项
地址
您可能感兴趣的专利
FM RECEIVER
POWER AMPLIFIER
COOLING STRUCTURE OF INTEGRATED CIRCUIT
SEMICONDUCTOR DEVICE AND ITS MANUFACTURE
MULTI-CAVITY KLYSTRON
DYNAMIC SEMICONDUCTOR MEMORY DEVICE
SEMICONDUCTOR STORAGE DEVICE
RAM ADDRESS GENERATING CIRCUIT
DUMP DATA FILE MANAGING SYSTEM
DEBUGGING SYSTEM
DISPLACEMENT VALUE CONVERTER
DATA BACKUP SYSTEM FOR DIRECT ARRANGEMENT FILE
TEST CIRCUIT FOR RAM WITH GATE ARRAY
HIGH STRENGTH LEAD FRAME MATERIAL AND MANUFACTURE THEREOF
VDT USING TIME CONTROLLER
SOURCE PROGRAM ALTERATION HISTORY GENERATION UTILITY
SEMICONDUCTOR DEVICE AND MANUFACTURE THEREOF
METHOD AND DEVICE FOR DOWN-LOADING FIRMWARE
OPTICAL RESIN MATERIALS WITH DISTRIBUTED REFRACTIVE INDEX, PROCESS FOR PRODUCING THE MATERIALS, AND OPTICAL CONDUCTORS USING THE MATERIALS
BIT IMAGE DATA COMPRESSING METHOD AND APPARATUS